International Journal of All Research Education & Scientific Methods

An ISO Certified Peer-Reviewed Journal

ISSN: 2455-6211

Latest News

Visitor Counter
2292203415

Area-Delay Efficient AES Implementation for ...

You Are Here :
> > > >
Area-Delay Efficient AES Implementation for ...

Area-Delay Efficient AES Implementation for Internet-of-Things Devices Application

Author Name : Praveen Kumar, Dr. Vikas Gupta

ABSTRACT

The Advanced Encryption Standard, sometimes known as AES, is widely regarded as both an effective and trustworthy algorithm. The Internet of Things, sometimes known as IoT, is an expansion of the traditional internet that aims to link almost everything on earth. The need may be satisfied using MAES, which is a more lightweight variant of AES. Instead of the traditional two-dimensional S-box and the preceding one-dimensional S-box, a new one-dimensional substitution Box (S-box) is being offered. This paper presents area-delay efficient AES implementation for internet-of-things devices application. Xilinx ISE 14.7 is used as simulation software.

Keywords: AES, MAES, IOT, Xilinx-ISE, Area, Delay.